Form PTO-1449  VNFORMATION DISCLOSURE CITATION  N AN APPLICATION				Oocket Number (Opt 4720US (00-112 Applicant Leonard	Application Number 09/943,968				
	e several sheets if necessary)			Filing Date August 30, 2001		Group Art Unit 2631			
Or Silver		U.S.	PATENT	DOCUMENTS					
EXAMINER INITIAL	DOCUMENT NUMBER	DATE	NAME		CLASS	SUBCLASS	FILING DATE IF APPROPRIATE		
	<del></del>				<u> </u>		<del> </del>	<u></u>	
					REC	EIVE	D		
					FE	0 5 201	2		
					Technol	echnology Center 2600			
						<u> </u>	<u> </u>		
<del></del>		FOREIG	N PATEN	IT DOCUMENTS	<u> </u>	<u> </u>	T		
	DOCUMENT NUMBER	DATE		COUNTRY	CLASS	SUBCLASS	YES	slation NO	
				· · · · · · · · · · · · · · · · · · ·	<u> </u>		ļ		
DH	, , , , , , , , , , , , , , , , , , ,			CUMENTS		author, Title, Dat			
	flourish,"	K. Yip, "Clock tree distribution: balance is essential for a deep-submicron ASIC design to flourish," IEEE Potentials, Vol. 16, no. 2, pp 11-14, April-May 1997.							
D4-		K. M. Carrig et al., "A Clock methodology for high-performance microprocessors," Proc. <u>Custom Integrated Circuits Conference</u> , Santa Clara, CA, May 5-8, pp. 119-122, 1997.							
DH		J. L. Neves et al., "Automated synthesis of skew-based clock distribution networks," <u>VLSI</u> <u>Design</u> , Vol. 7, no.1, pp. 31-57, 1998.							
DH	performa			onous locally synchr Circuits and System					
EXAMINER	~ /			DATE CONSIDER	=109104				